This contribution presents an approach to nonlinear dynamic analog circuit verification. The input-output behavior of two systems is analyzed to check whether they are functionally similar. The algorithm compares the implicit nonlinear state space descriptions of the two systems on the same or on different levels of abstraction by sampling the state spaces and by building a nonlinear one-to-one mapping of the state spaces. Some examples demonstrate the feasibility of our approach.
I. Introduction
Formal verification is an attractive altemative to simulation. Up to now it is only discussed for digital circuits [SI. In this contribution we propose a formal approach to verification of nonlinear dynamic analog integrated circuits.
In contrast to digital logic analog circuits are continuous in signal values and time. Moreover, it is not useful to check the identity of the circuits, because the parameters of the circuits are continuous and even a very small deviation in one parameter may lead to a negative verification result. Due to this fact formal verifkation of analog circuits has to be defined in its own fashion:
Formal verification of analog circuits checks whether two circuits are functionally similar with respect to their input-output behavior. Verification is valid for all input signals.
In this paper we propose an algorithm for formal verification of nonlinear dynamic analog circuits. The circuit representation is given as a system of nonlinear differential equations. Therefore, it is possible to compare circuits on the same level of abstraction as well as on different levels, e.g. SPICE netlists versus analog behavioral models. Verification is done by iterative comparison of implicit state space descriptions.
It indicates whether two systems are functionally similar or not. An explicit error measure is given. In Section II the basic concepts of our approach are described. Section DI deals with details of the algorithms. Examples are presented in Section IV, followed by a comparison with transient analysis in Section V. Finally, we conclude in Section VI.
II. Basic concepts

A. State space description
A large class of nonlinear dynamic single input single output (SISO) circuits can be described by a set of implicit nonlinear time-invariant first order differential equations:
(1) +(x(t).X( t),u(t))=O y(x(t),y(t),u(t))=O T where x(t) =[x~(t) ,..., x,(t)] is the state vector (a vector is denoted by bold printing) and u(t) and y(t) describe input and output signals, respectively.
The nonlinear functions +,y can be implicitly represented by a vector field X and a scalar field y in the state space which is extended by the input U. In the following, we will name the state space which is extended by the input extended state space.
We consider two systems in an implicit nonlinear state space description of type (1). The objective of our approach to verification is to determine that the vector fields XA(XA,U), XB(xB,u) and the scalar fields yA(xA,u), The two systems A and B are equal with respect to their input-output behavior: &,yB can be derived from +A,yA using xA =xi. However, the differential equations and the vector and scalar fields are different (see Figure  1 ). Therefore, a one-to-one mapping Xk=t(XA) has to be found which uniquely maps the state vector xA upon the state vector x i , After this mapping the vector field X i in the extended state space of system A can be compared to the vector field XB. For this example using xi=.? leads to two identical vector fields xi and XB like that in Figure lb . The same result can be obtained for the alar fields YA and yB.
HI. Algorithm
A. Sampling the state space
The vector and scalar fields in the extended state space of the two systems are compared by sampling the extended state space and comparing the fields at every discrete sampling point (see similar sampling method in system identification [U). The boundaries of the extended state space are determined by the maximum excitation of the state variables and the input. This leads to a finite set of points at which a comparison has to be carried out. The Two loops are necessary to sample the extended state space. In the outer loop a DC analysis is required because the operating point is used as an initial state vector. The inner loop starts with the computation of linear mapping matrices TA and TB for the actual sample point using a linearized state space description, because only for linear systems a canonical representation and a corresponding mapping can be found (see Section III B.). The mapping matrices TA and TB are used to calculate a state vector for the next sample point by adding a finite distance Ax' multiplied by T-' to the actual sample point:
Note that we use italics to denote linearized values valid only for the actual sample point. In Figure 2 a computation of xAIEW for a system having only one state variable is shown.
By iterative evaluation of the equation (2) the complete nonlinear discrete mappings are constructed point by point while stepping through the state space. This leads to a mapping which has a little deviation from the unknown exact mapping function shown in Figure 2 by a solid line. Therefore, the sample point xA is adjusted after the error is calculated (described in Section III C.). To answer the basic question, whether the two systems are functionally similar at each point the error evaluation is done. The errors are defined as follows:
The first error corresponds to the deviation of +A and 6, respectively, the second one to yA and yB at the actual sample point. An overall error can be found by calculating a mean value over all sample points.
B. Obtaining the state vector transformation
It is impossible to calculate the nonlinear mapping XiPt(XA) and xL=f(xB) directly from the nonlinear system functions +A and b. However, a mapping in a particular sample point can be calculated by linearizing the systems. For a linear system in a state space description a canonical form can be found, e.g. the Jordan form of the system matrix A. To obtain a unique mapping of each state variable from one system to the other the Jordan form has to be sorted according to the magnitude of the eigenvalues. Here, only unique eigenvalues are permitted leading to sorted diagonal system matrices.
A transformation matrix T can be calculated which transforms the system matrices and the state vectors iA(t) = AAXA(t)+bA'U(t) iB(t) =AB'xB(t)+bU(t) yA(t) = c i ' XA (t) + dA. u(t) &(t) =cg*XB(t) + dB' U(t) calculate the sorted Jordan-form: A i , b i ,cf .dk ; A&,&,cc,db and the corresponding transformation matrices: T A and TB if the number of eigenvalues is not the same then reduce the system having more eigenvalues by skipping the n largest negative eigenvalues scale transformation matrices according to T A .bA &TB+bB
C. Adjusting the operating point
During the iterative construction of the nonlinear mapping xi=tA(xA) and X;)=tg(XB) a small error in the calculated sample points xA and xB adds up to a large error (see the dots in Figure 3 ).
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IV. Examples circuit description
The algorithm is implemented using the symbolic math package Maple VTM 161. A netlist translator from SPICE netlists is applied to handle arbitrary analog circuits on transistor level. Additionally, a hardware description language using the syntax of Maple VTM has been developed in order to provide a comparison of behavioral descriptions. Due to the prototype implementation and the exclusive use of Maple vnil the CPU times of the algorithm are still high. A future more efficient implentation will reduce them drastically.
As a first example we consider the two nonlinear differential equations:
4A:xA(t>l.xA(t)-u(t)=o b:iB(t)-(arctanh(XB(t)>'U(t)).(l-xB'(t)~o y A : y A ( t ) -h a x A (t))=o YB :YB (t)-xB (t)=o
Using the substitution x,=arctanh(x,) the equality of these systems can be shown. In Figure 4 the relative errors fi and f,, obtained by the verification procedure are shown in the extended state space of system A. The stepsize between the sample points in x and U direction is 0.01 and 0.4, respectively, the boundaries of the extended state space are predefined by -2 < x < 2.0 < U < 2. The sample points are connected by a grid. With this stepsize the algorithm achieves relative errors below 2 %, further reduced stepsize leads to smaller errors. In Table 1 the verification results of two equal inverter circuits and two further ones having different parameters are presented. The results show that a difference in the dynamic behavior, e.g. different gate capacities, leads to an error in the state vector derivatives $ as well as to an error in the output values 5. Finally, a comparison of a CMOS operational amplifier consisting of eight MOS transistors versus a behavioral description is presented. The behavioral description models slew rate, gain bandwidth product and limitation to the supply voltages. In Figure 6 the relative errors fi , f,, are shown in the extended state space. The verification is performed in the ranges -2.5V< x < 2SV, The large relative error of fi in the small area near the DC solution results from the small values of X near the dynamic equilibrium (see Figure 6a ). In the remaining area the relative error of fx is near 0% indicating a very good correspondence in dynamic behavior.
The absolute error of 4 is constant at 40 V/s resulting from a slight difference in pole locations (see Figure   6c) . A large relative error of f,, appears near the point x=OV belonging to an output voltage of y-OV (see ov < U < 2.0.1037. 
V. Comparison to transient analysis
We consider a transient analysis of a system with one state variable, e.g. a nonlinear R-C circuit. Note that by a simulation only a few points of the extended state space are calculated. In order to visit all points of the state space many simulations with different input excitations are necessary. Since all simulations return to DC solution and therefore evaluate the same regions of the state space many points are evaluated several times leading to much wasted simulation time.
u2p-
In contrast to simulation our approach visits each point only once (see Figure 8b) . Additionally, the plane is completely covered. The drastically reduced number of visited points implies that our approach is faster than a transient analysis. The complete coverage leads to more reliable results compared to transient analysis.
VI. Conclusion
In this contribution, a formal approach to nonliiear analog circuit verification has been presented. It is based on comparing the implicit nonlinear state space descriptions of two systems with the aid of a nonlinear one-toone mapping between the state spaces of the systems.
Examples from simple equations up to a verification of a CMOS operational amplifier versus a behavioral model demonstrate the feasibility of the method.
